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The Variable Threshold voltage CMOS (VTCMOS) scheme [1] [2] is one of the most promising circuit schemes to realize high speed and low power VLSIs. In the VTCMOS scheme, the device can attain high drive current in the active mode and low leakage current in the standby mode by changing threshold voltage (V th ) using the substrate bias.
Fully depleted (FD) SOI MOSFET is also a promising candidate for future VLSI. However, the application of the VTCMOS scheme to FD SOI [3] [4] has had a serious problem. Due to thick buried oxide (BOX), the body effect factor γ of FD SOI is usually too small to modulate V th . If BOX is very thin in order to obtain large γ, then parasitic capacitance between drain and substrate increases as well as drive current is degraded mainly due to vertical electric field.
In this paper, we propose a new device concept: variable γ FD SOI MOSFET by changing substrate depletion layer capacitance. In the active mode, the substrate just below BOX is depleted and therefore γ becomes small resulting in high drive current and small drain capacitance. In the standby mode, on the other hand, the substrate is accumulated or inverted, and γ becomes large to achieve large V th shift and thus lower off-current. The validity of the proposed device concept has been confirmed by two-dimensional device simulation [5] and experiment.
Concept of FD SOI MOSFETs with Modulated γ
The body effect factor γ is defined in this study as [6] ,
In long channel devices, γ is determined by,
where C ox is the gate oxide capacitance and C B is the series capacitances under the channel (series capacitance of C SOI , C BOX , and C D where C D is the substrate depletion layer capacitance). Although values of C SOI and C BOX are fixed, C D can be modulated by substrate bias. In the proposed device, γ is varied by modulating C D . Fig. 1 shows schematics of the proposed device structure (This is an example of NMOS where the substrate is p-type.). The device has very thin BOX (~ 10 nm). In the active mode ( Fig. 1(a) ), slightly positive substrate voltage (V sub ) is applied. Then, the substrate is depleted, and γ becomes very small according to eq. (2). In the standby mode ( Fig.  1(b) ), negative V sub is applied so that the substrate is inverted (in the case of p-type substrate) or accumulated (n-type substrate). Then, C D can be neglected and γ becomes larger because of large C SOI and C BOX .
Simulation and Experiment
The two-dimensional simulation has been performed to confirm the advantage of the proposed device. Fig. 2 shows V sub dependence of V th . The slope of Fig. 2 corresponds to the value of γ. In Type A and B, C D can be neglected due to very high N A , and therefore the value of γ is almost fixed, as expected from eq. (2). Type A has very large γ due to thin BOX and Type B has small γ. In Type C, on the other hand, the value of γ suddenly changes around V sub = -0.3V, because the substrate is inverted when V sub < -0.3 V and depleted when V sub > -0.3 V, respectively. Fig. 3 shows I off -I on plots in three devices when V sub is varied. Although Type A has much wider range of I off and I on than Type B due to larger γ, Type A has smaller I on at a fixed I off because of large γ. Please note that Type C has very similar I off -I on behavior when the substrate is inverted, and it approaches to Type B when the substrate is depleted, indicating that both low leak current in the standby mode and high drive current in the active mode are achieved in Type C.
The modulation of C D has been examined by experiments. Fig. 4 shows measured γ and S factor as a function of V sub in FD SOI MOSFETs with thick buried oxide. Although the change of γ is very small due to thick buried oxide, γ is certainly varied due to the depletion of substrate. Fig. 5 shows a schematic cross section of a possible CMOS device. When the substrate below NMOS is p-type, the substrate is inverted in the standby mode. Therefore, an n + contact that provides minority carriers in p-substrate is necessary. In this case, the substrate below PMOS should be n-type, where higher voltage than V dd is applied in the standby mode and slightly lower voltage than V dd is applied in the active mode. Although p-substrate for NMOS is utilized in this discussion, utilizing n-substrate for NMOS is also possible. 
Device Configuration for CMOS

Summary
A new device concept of variable γ FD SOI MOSFET is proposed. The substrate depletion is utilized to change the body effect factor. In the active mode, the substrate is depleted and high drive current can be obtained due to small γ. Small drain capacitance is also obtained. In the standby mode, the substrate is inverted or accumulated and subthreshold current is suppressed due to large γ. Figure 5 Schematic cross section of a possible CMOS device. N + contact is formed in p-substrate and p + contact is formed in n-substrate in order to provide carriers in the inversion layers. Careful device design will be required to connect the n + and p + contacts with the inversion layers below MOSFETs. Figure 4 Measured γ and S factor of NMOS with thick t BOX . The S factor of long channel devices at room temperature is expressed by S = 60(1+γ) [6] when we consider series capacitance of C SOI , C BOX , and C D . Measured γ and S factor show almost the same behaviors, indicating that the change in γ is caused by the formation of depletion layer. Simulated γ is also shown. 
